 |
 |
 |
"We selected True Circuits because of their deep expertise and
proven ability in high-performance timing circuits. Using their
programmable IP, our team was able to implement multiple PLL and DLL
blocks under an aggressive schedule to provide our customers with
complete timing flexibility for even the most demanding system
applications."
Stefan Tamme, Vice President of Sales and Marketing, Leopard Logic
|
|
|
 |
 |
A TCI deskew PLL, which provides phase-aligned divide by 1, 2, and 4
clock outputs, can facilitate generating the system clock signals,
data strobes, and internal double frequency clocks used to clock the
output data. Spread-spectrum PLLs can also be used to generate the
system clock to lower EMI emissions.
|
|
|
|
|