"We selected TCI's clock generator PLL because of its small size, wide frequency range and superior low-jitter performance. This will enable our ASIC customers to successfully implement multiple SPI-4.2 macros in their high-end telecommunication ASICs and help meet the tight jitter and power budgets required for 10 Gbps SONET/SDH systems."

Hideya Horikawa
Senior Design Engineering Manager
Renesas



It is not in our business interest to release the proprietary aspects of our PLL designs. Our design kits do not include any internal schematics and our licensing agreement does not permit reverse engineering of our PLL designs.


08 Jul 22 True Circuits Attends 59th Design Automation Conference

06 Dec 21 True Circuits Introduces New Synthesizable Precision PLL and Synthesizable Micro PLLs and DLLs and Demonstrates Silicon Proven DDR PHY

17 Jul 20 True Circuits Participates in First Virtual DAC! Showcases Silicon Proven PLLs, DLLs and DDR 4/3 PHYs

31 May 19 True Circuits Demonstrates Silicon Proven DDR 4/3 PHY at DAC

Copyright © 2002-2022 True Circuits, Inc. All Rights Reserved