|  
	      
               SPREAD SPECTRUM PLL 
                  SPECIFICATION SHEET PART: TCI-TN80GC-SSMPLL Version: 1.5 
									 | 
								
								
              | 
									
                 
									 | 
								
								
									  | 
									  | 
								
								
									  | 
								
								
									Divided reference frequency range  | 
									
										 1.74MHz  8.7MHz 
									 | 
								
								
									Total output frequency range  | 
									
										 20MHz  800MHz 
									 | 
								
								
									/1 output frequency range  | 
									
										 160MHz  800MHz 
									 | 
								
								| 
								   (VCO output internally divided by 2 for 50% DC) 
								 | 
								
									Reference divider values  | 
									
										 164 
									 | 
								
								
									Integer feedback divider values  | 
									
										 92184 
									 | 
								
								
									Fractional feedback divider bits  | 
									
										 8 
									 | 
								
								
									Output divider values  | 
									
										 18 
									 | 
								
								
									/1 output multiples of div. reference  | 
									
										 92184 
									 | 
								
								
									Bandwidth adjustment div. range  | 
									
										 1512 
									 | 
								
								
									Spreading depth adjustment range (typ)  | 
									
										 0%  +/1.5% 
									 | 
								
								
									Spreading rate adjustment range (typ)  | 
									
										 15KHz  4MHz 
									 | 
								
								
									Feedback signal delay (max)  | 
									
										 n/a (FB internal) 
									 | 
								
								
									Output duty cycle (nom, tol)  | 
									
										 50%, +/2% 
									 | 
								
								
									Static phase error (max)  | 
									
										 n/a 
									 | 
								
								
									Period jitter (P-P) (max)  | 
									
		   
									 | 
								
								
									Input-to-output jitter (P-P) (max)  | 
									
		   
									 | 
								
								
  | 
								
									Power dissipation (nom)  | 
									
		   
									 | 
								
								
									Reset pulse width (min)  | 
									
										 5us 
									 | 
								
								
									Reset /1 output frequency range  | 
									
										 80MHz  400MHz 
									 | 
								
								
									Lock time (min allowed)  | 
									
		   
									 | 
								
								
									Freq. overshoot (full-~/half-~) (max)  | 
									
		   
									 | 
								
								
									Area (including isolation) (max)  | 
									
		   
									 | 
								
								
  | 
								
									Number of PLL supply pkg. pins  | 
									
										 1 VDDA, 1 VSSA (preferred) 
									 | 
								
								
									Low freq. supply noise est. (P-P) (max)  | 
									
										 10% VDDA 
									 | 
								
								
									Low freq. sub. noise est. (P-P) (max)  | 
									
										 10% VDDA 
									 | 
								
								
									Ref. input jitter (period, P-P) (max)  | 
									
		   
									 | 
								
								
									Reference H/L pulse width (min)  | 
									
		   
									 | 
								
								
  | 
								
									Process technology  | 
									
										 TSMC CLN80GC 80nm 
									 | 
								
								
									Supply voltage (VDD, VDDA) (nom, tol)  | 
									
										 1.0V, +/10% 
									 | 
								
								
									Junction temperature (nom, min, max)  | 
									
										 70C, 40C, 125C 
									 | 
								
								
									  |