|
CLOCK GENERATOR PLL
SPECIFICATION SHEET
PART: TCI-TN4P-CGMPLL
Version: 1.5
|
 |
|
|
|
|
Divided reference frequency range |
244KHz – 2GHz
|
Total output frequency range |
50MHz – 2GHz
|
/1 output frequency range |
400MHz – 2GHz
|
|
(VCO output internally divided by 2 for 50% DC)
|
Reference divider values |
1–64
|
Integer feedback divider values |
1–4096
|
Fractional feedback divider bits |
1
|
Output divider values |
1–8
|
/1 output multiples of div. reference |
1–4096
|
Bandwidth adjustment div. range |
1–4096
|
Feedback signal delay (max) |
n/a (FB internal)
|
Output duty cycle (nom, tol) |
50%, +/–2%
|
Static phase error (max) |
n/a
|
Period jitter (P-P) (max) |
|
Input-to-output jitter (P-P) (max) |
|
|
Power dissipation (nom) |
|
Reset pulse width (min) |
5us
|
Reset /1 output frequency range |
200MHz – 1GHz
|
Lock time (min allowed) |
|
/1 freq. overshoot (full-~/half-~) (max) |
|
Area (including isolation) (max) |
|
|
Number of PLL supply pkg. pins |
1 VDDA, 1 VSSA (preferred)
|
Low freq. supply noise est. (P-P) (max) |
+/–5% VDDA
|
Low freq. sub. noise est. (P-P) (max) |
+/–5% VDDA
|
Ref. input jitter (long-term, P-P) (max) |
|
Reference H/L pulse width (min) |
|
|
Process technology |
TSMC CLN4P 4nm
|
Supply voltage (VDD, VDDA) (nom, tol) |
0.75V, +/–10%
|
Junction temperature (nom, min, max) |
70C, –40C, 125C
|
|
