"We selected TCI's clock generator PLL because of its small size, wide frequency range and superior low-jitter performance. This will enable our ASIC customers to successfully implement multiple SPI-4.2 macros in their high-end telecommunication ASICs and help meet the tight jitter and power budgets required for 10 Gbps SONET/SDH systems."

Hideya Horikawa
Senior Design Engineering Manager
Renesas



With most TCI PLL licenses, integration support is included in the licensing fee. TCI will perform any desired customization for additional fees.


24 Jun 24 True Circuits Introduces the JSPICETM Design Environment (JDETM) at the Design Automation Conference

06 Jul 23 True Circuits Attends 60th Design Automation Conference and Celebrates 25 Years of Timing Excellence!

05 Jul 23 True Circuits Announces Availability of JSPICETM Simulation and Design Environment

08 Jul 22 True Circuits Attends 59th Design Automation Conference

Copyright © 2002-2024 True Circuits, Inc. All Rights Reserved