"With True Circuits' silicon-proven PLLs and DLLs in our industry-leading design portfolio and flow, our ASIC customers benefit with exceptional performance and reliability. Combined with our custom chip design expertise, these hard macros enable us to quickly and cost-effectively implement ASIC designs with analog components for high-volume applications."

Prasad Subramaniam
Vice President Design Technology
eSilicon

The Verilog model is very close but not perfect.

• In steady state, the Verilog model does not model any jitter that might be present in the real PLL.
• During startup, the Verilog model will achieve lock much more quickly than the actual PLL....
• ...